Attorney Docket No. SAM-162 **PATENT**

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

BOX PATENT APPLICATION Assistant Commissioner for Patents Washington, D.C. 20231

NEW APPLICATION TRANSMITTAL

Transmitted herewith for filing is the patent application of

Inventor(s):

Jang-Ho Cho

For (title):

BRANCH PREDICTOR USING BRANCH PREDICTION ACCURACY

HISTORY

1. Type of Application This new application is for a(n)

☑ Original (nonprovisional)
☐ Design
☐ Plant
☐ Divisional.
☐ Continuation.
☐ Continuation-in-part (C-I-P)

CERTIFICATE OF MAILING 37 C.F.R. § 1.10

"Express Mail" Mailing Label Number EL675533035US I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to BOX PATENT APPLICATION, Assistant Commissioner for Patents, Washington, DC 20231.

Benefit of Prior Application(s)

The new application being transmitted claims the benefit of prior Korean application(s) nos. 99-45786. See item 7.

3. Papers Enclosed

2 Pages of claims
1Page of Abstract
Sheets of drawings ☑ formal
☐ informal
Page of Cover Sheet

__ Pages of specification

The enclosed drawing(s) are photograph(s), and there is also attached a "PETITION TO ACCEPT PHOTOGRAPH(S) AS DRAWING(S)." 37 C.F.R. 1.84(b).

Additional papers enclosed

Preliminary Amendment

		Informa	ition D	visclosure Statement (37 C.F.R. 1.98)					
		Form PT	ΓO-14	49 (PTO/SB/08A and 08B)					
		Copies o	Copies of cited references						
		Declaration of Biological Deposit							
		Submission of "Sequence Listing," computer readable copy and/or amendment pertaining thereto for biotechnology invention containing nucleoticle and/or amino acid sequence.							
				of Attorney(s) to Accept and Follow Instructions from Representative					
		Special	Comr	nents					
	×	Other: 1	Return	Postcard.					
5.	Dec	laration	or oat	h					
	\boxtimes	Enclose	ed						
		□ Ur	nexecu	uted					
		⊠ Ex	cecute	1 by					
		×]	inventors					
]	legal representative of inventor(s). 37 CFR 1.42 or 1.43.					
]	joint inventor or person showing a proprietary interest on behalf of inventor who refused to sign or cannot be reached.					
]	This is the petition required by 37 CFR 1.47 and the statement required by 37 CFR 1.47 is also attached. See item 12 below for fee.					
		Not Er	nclose	i					
		Applica invento		s made by a person authorized under 37 C.F.R. 1.41 (c) on behalf of all the above named					
]	Showing that the filing is authorized.					
6.	Assi	gnment							
•		_							
	\boxtimes			nt of the invention to Samsung Electronics Co., Ltd.					
		A	attach CCON vill fol	ed. A separate ☐ "COVER SHEET FOR ASSIGNMENT (DOCUMENT) MPANYING NEW PATENT APPLICATION" or ☐ FORM PTO 1595 is also attached. low.					

7. Certified Copy

Certified copy(ies) of application(s)

Korea Country	99-45786 Appln. no.	21 October 1999 Filed	
Country	Appln. no.	Filed	
Country	Appln. no.	Filed	

from which priority is claimed

is (are) attached.

□ will follow.

8. Fee Calculation (37 C.F.R. 1.16)

	CLAIMS AS FILED						
	Number filed	Number Extra	Rate	Basic Fee 37 C.F.R. 1.16(a) \$710.00			
Total Claims (37 CFR 1.16(c))	8 - 20	0	\$18.00	0			
Independent Claims (37 CFR 1.16(b))	1 - 3	0	\$80.00	0			
Multiple dependent claim if any (37 CFR 1.16(d))							

- ☐ A Preliminary Amendment canceling claims is enclosed. The filing fee is calculated based on the number of claims remaining after entry of the Preliminary Amendment.
- \square Amendment deleting multiple-dependencies is enclosed.
- \square Fee for extra claims is not being paid at this time.

Filing Fee Calculation

\$<u>710.00</u>

9.	Sma			tatement(s)					
		\Box v	erific	ed Statement(s)	that this is a filing by a s	mall entity ur	nder 37 CFR	1.9 and 1.27 is (are) attached.
		Str fro 35 U	om v	which benefit is 119(e) 120,	y was claimed in prior ap being claimed for this ap	plication plication und	er:	_, filed on	
		and w	hich	\Box 365(c), status as a small	all entity is still proper and	d desired.			
					of the verified statement		oplication is i	ncluded.	
				I	Filing Fee Calculation (5	0% of A, B o	or C above)		
					\$ <u>355.00</u>				
10).	Fee P	Paym	nent Being Ma	de at This Time				
			Not	Enclosed					
			No f	filing fee is to back this and the si	ne paid at this time. Surcharge required by 3.7	C. F.R. 1.16(e	e) can be paid	d subsequently.)	
		\boxtimes	Enc	losed					
			Ø	Basic filing f	ee		\$ <u>710.00</u>		
			(See	Recording ass 0.00; 37 C.F.R. e attached "CO' COMPANYIN		GNMENT ".)	\$40.00		
					Total fees enclosed		\$ <u>750.00</u>		
1	1.	Meth	od o	f Payment of I	⁷ ees				
			\boxtimes	Checks in the	amounts of \$_710.00, 40	00.0	_		
					nt No. 19-0079 in the am is transmittal is attached.	ount of	\$		

12. Authorization to Charge Additional Fees

\boxtimes	The Commissioner is hereby authorized to charge the following additional fees during the entire pendency
	of this application to Account No. 19-0079.

X	37	C.F.R.	1.160	(a), (f) or	(g)	(filing	fees)
---	----	--------	-------	--------	-------	-----	---------	-------

- ☑ 37 C.F.R. 1.16(b), (c) and (d) (presentation of extra claims)
- 37 C.F.R. 1. 16(e) (surcharge for filing the basic filing fee and/or declaration on a date later than the filing date of the application)
- ☐ 37 C.F.R. 1.17 (application processing fees)
- ☐ 37 C.F.R. 1.18 (issue fee at or before mailing of Notice of Allowance, pursuant to 37 C.F.R. 1.311(b))

13. Instructions as to Overpayment

- ☑ Credit Account No. 19-0079
- ☐ Refund

Samuels, Gauthier & Stevens, LLP 225 Franklin Street, Suite 3300

Boston, MA 02110

Telephone: (617) 426-9180, Ext. 149

Facsimile: (617) 426-2275

K:\Samsung\162\pattransltr.wpd

Respectfully submitted,

Steven M. Mills

Registration Number 36,610 Attorney for Applicant

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s):

Jang-Ho Cho

Filing Date:

Herewith

Title:

Branch Predictor Using Branch Prediction Accuracy History

CERTIFICATE OF MAILING UNDER 37 C.F.R. § 1.10

"Express Mail" Mailing Label Number EL675533035US I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated below and is addressed to BOX PATENT APPLICATION, Assistant Commissioner for Patents, Washington, DC 20231.

BOX PATENT APPLICATION

Assistant Commissioner for Patents

Washington, DC 20231

TRANSMITTAL LETTER

Sir:

Enclosed herewith for filing in the above-identified patent application please find the following listed items:

- 1. New Application Transmittal;
- 2. New Patent Application;
- 3. Executed Declaration, Petition and Power of Attorney;
- Two (2) Sheets of Formal Drawings; 4.
- Certified Copy of Priority Document Korean Application No 99-45786; 5.
- 6. Check in the amount of \$710.00 to cover requisite fee;
- Assignment Recordation Form Cover Sheet - PTO-1595; 7.
- Executed Assignment; 8.
- 9. Check in the amount of \$40.00 to cover assignment recordation fee; and
- 10. Return Postcard.

In connection with the foregoing matter, please charge any additional fees which may be due, or credit any overpayment, to Deposit Account Number 19-0079. A duplicate copy of this letter is provided for this purpose.

Samuels, Gauthier & Stevens, LLP 225 Franklin Street, Suite 3300

Boston, MA 02110

Telephone: (617) 426-9180, Ext. 149

Facsimile: (617) 426-2275

K:\Samsung\162\transapp.wpd

Respectfully submitted,

Registration Number 36,610

Attorney for Applicant

5

10

BRANCH PREDICTOR USING BRANCH PREDICTION ACCURACY HISTORY

This application relies for priority upon Korean Patent Application No. 1999-45786, filed on October 21, 1999, the contents of which are herein incorporated by reference in their entirety.

Field of the Invention

The present invention relates to the field of computer system, and more particularly to a branch predictor using branch prediction accuracy history and efficient processing techniques for instruction streams which include conditional program flow instructions, such as branch instructions.

Background of the Invention

Many microprocessors employ a technique known as hardware pipelining to increase instruction throughput by processing several instructions through different phases of execution concurrently. To maximize instruction execution efficiency, it is desirable to keep the instruction execution pipeline full (with an instruction being processed in each pipeline stage) as often as possible such that the pipeline produces useful output every clock cycle. However, whenever there has been a transfer of program flow control to another section of software code and instructions have been speculatively fetched and processed and it is determined that these instructions should not have been executed, the output from the pipeline is not useful.

Exceptions and program flow control instructions such as branch instructions provide examples of how the program flow control can be changed. Branch instructions, which may be conditional or unconditional and may transfer program flow control to a preceding or subsequent code section, are used for frequently encountered situations where a change in program flow control is desired.

A conditional branch instruction determines instruction flow based on the resolution of a specified condition. If A>B then branch to instruction X is an example of a conditional branch instruction. In this case, if A>B, program flow control branches to a code section beginning with instruction X, also referred to as the target code section. If A is not greater than B, the

5

10

instructions sequentially following the branch instruction in the program flow, referred to as the sequential code section, are executed. In executing such conditional branch instruction, it is required to check a condition of the branch instruction for determining the next instruction. Thus, performance of a microprocessor including a central processing unit (CPU) may be adversely affected in pipeline procedures of the microprocessor requiring fast instruction fetch.

To solve the aforementioned problem, many microprocessors adopt a branch predictor (or a branch prediction logic), which operates to predict the outcome of a branch instruction before identifying a condition check of the branch instruction, based on a predetermined branch prediction approach. Thus, instructions are then speculatively fetched from either the target code section or the sequential code section based on the prediction indicated by the branch predictor. Therefore, a pipeline stall can be prevented. However, when a branch prediction is missed, many instructions from the incorrect code section may be in various stages of processing in the instruction execution pipeline. On encountering such a misprediction, instructions following the mispredicted conditional branch instruction in the pipeline (or multiple pipelines) are flushed, and instructions from the other correct code section are fetched. Flushing the pipeline creates bubbles or gaps in the pipeline. Several clock cycles may be required before the next useful instruction completes execution, and before the instruction execution pipeline produces useful output. Such an incorrect guess causes the pipeline to stall until it is refilled with valid instructions. This delay is called the mispredicted branch penalty.

To reduce above described misprediction ratio, various kinds of branch predictors are used. Among the branch predictors, a two-level branch predictor is likely to become more common. A P6 processor of Intel Corporation is the first to use a two-level branch algorithm to improve accuracy. This algorithm, first published by Tse-Yu Yeh and Yale Patt, has the potential to push accuracy well beyond the 90% level achieved by the best processors today.

Fig. 1 is a schematic diagram for illustrating a structure of a conventional two-level branch predictor. For example, the branch predictor is illustrated in Fig. 2 of *New Algorithm Improves Branch Prediction* by Linley Gwennap, March 27, 1995, MOCROPROCESSOR, pp. 17-21.

Referring to Fig. 1, the two-level branch predictor is composed of a branch history

25

10

register (BHR) 10 and a pattern history table (PHT) 20. The branch history register 10 is used for recording the actions of the most recent k conditional branches. For example, a 1 stored in the branch history register 10 may denote a branch taken, and a 0 stored in the branch history register 10 may denote a branch not taken, respectively. The performed k conditional branches are called a pattern.

The pattern history table 20 is used for recording a pattern history bit Sc, which is used for predicting a conditional branch of a branch instruction to be performed in response to each pattern. For example, the two-level branch predictor predicts a conditional branch I(Sc) in response to an entry of 10 stored in the pattern history table 20. The entry corresponds with a pattern 111010 stored in the branch history register 10. According to the predicted conditional branch I(Sc), the next instruction to the branch instruction is fetched. Referring to the Gwennap paper referenced above, a predicted conditional branch I(Sc) is determined by a most significant bit (MSB) of a pattern history bit Sc stored in the pattern history table 20.

For example, on the assumption that a real conditional branch of the branch instruction is **Rc**, if a predicted conditional branch **I(Sc)** is different from the real conditional branch **Rc**, this case is called a prediction miss. In this case, execution of instructions following the mispredicted conditional branch **I(Sc)** are withdrawn.

According to the real conditional branch **Rc**, both data of the branch history register **10** and the pattern history bit **Sc** stored in the pattern history table **20** are changed. This process is described as follows. When a least significant bit (LSB) corresponding to the real conditional branch **Rc** of the branch instruction is stored to the branch history register **10**, the remaining bits are shifted to the left. At this time, the pattern history bit **Sc** stored in the pattern history table **20** is updated in response to the real conditional branch **Rc**. For example, if the real conditional branch **Rc** is 1 denoting predict taken, the pattern history bit **Sc** is increased by 1, and if the real conditional branch **Rc** is 0 denoting predict not taken, the pattern history bit **Sc** is decreased by 1. The pattern history bit **Sc** can be composed of an up/down saturating counter as shown in *A Study of Branch Prediction Strategies*, by J. Smith, May 1981, pp. 135-148. The saturating counter maintains a minimal value of a pattern history bit **Sc** when the pattern history bit **Sc** is the minimal value, although the real conditional branch **Rc** is 0 denoting not taken. In

10

addition, the saturating counter maintains a maximum value of a pattern history bit **Sc** when the pattern history bit **Sc** is the maximum value, although the real conditional branch **Rc** is 1 denoting taken.

Although branch prediction accuracy may be improved or turned by using different branch prediction algorithms, mispredictions still occur. By the time a misprediction is identified, many instructions from the incorrect code section may be in various stages of processing in the instruction execution pipeline.

An example of a solution to the forgoing performance penalty relevant to mispredicting is disclosed in U.S. Pat. No. 5,860,017 to Sharangpani et al., issued on Jan. 12, 1999, entitled, "Processor and Method for Speculatively Executing Instructions from Multiple Instruction Streams Indicated by a Branch Instruction," which identifies branch instructions, which in relationship to other conditional branch instructions, have a relatively high likelihood of being mispredicted. In this case, once a condition in a branch instruction is identified as being unlikely to be predicted accurately, the processor fetches and decodes instructions from both target and sequential instruction streams indicated by the conditional branch instruction. However, the method proposed by Sharangpani et al. may cause performance deterioration by a resource conflict and may lead to high hardware cost, since the processor fetches both target and sequential instruction streams. Therefore, there is a need for a branch predictor capable of efficient processing of branch instructions by reducing prediction miss with a comparatively simple circuit configuration and low hardware cost.

Summary of the Invention

It is therefore an object of the present invention to provide a branch predictor capable of efficiently processing branch instructions by reducing prediction misses with a comparatively simple circuit configuration and low hardware cost.

According to an aspect of the present invention, there is provided a branch predictor which includes branch prediction means for predicting a conditional branch of a branch instruction. A comparator generates a comparison signal by comparing the predicted conditional branch from the branch prediction means with a real conditional branch of the branch instruction.

25

10

An accuracy history table stores an accuracy history of the predicted conditional branch. A first state transition logic generates an accuracy history bit to be stored to the accuracy history table in response to the comparison signal. A multiplexer outputs either the conditional branch or an inverted conditional branch as a final branch prediction outcome, in response to a predicted accuracy history signal based on the accuracy history bit.

Brief Description of the Drawings

The foregoing and other objects, features and advantages of the invention will be apparent from the following more particular description of preferred embodiments of the invention, as illustrated in the accompanying drawings in which like reference characters refer to the same parts throughout the different views. The drawings are not necessarily to scale, emphasis instead being placed upon illustrating the principles of the invention.

Fig. 1 is a schematic diagram illustrating a structure of a conventional two-level branch predictor.

Fig. 2 is a schematic diagram illustrating a structure of one embodiment of a two-level branch predictor according to the present invention.

Description of the Preferred Embodiment

In accordance with the invention, a branch predictor outputs either a predicted conditional branch or an inverted predicted conditional branch as a final branch prediction outcome, in response to a predicted accuracy history signal based on an accuracy history bit. According to the accuracy history bit, it is determined whether the branch prediction outcome of the branch predictor is correct. If the predicted conditional branch is correct, the branch predictor outputs the predicted conditional branch, and if the predicted conditional branch is not correct, the branch predictor outputs the inverted predicted conditional branch, in response to the predicted accuracy history signal.

Fig. 2 is a schematic diagram illustrating a structure of one embodiment of a two-level branch predictor according to the present invention. Referring to Fig. 2, the two-level branch predictor comprises a branch history register 15 for recording actions of the most recent k

25

5

10

conditional branches, a pattern history table 25 for recording a pattern history bit Sc used for generating a predicted conditional branch I(Sc), and an accuracy history table 60 for recording accuracy history of the predicted conditional branch I(Sc). The accuracy history table 60 is composed of a memory array.

A first state transition logic circuit 30 generating a pattern history bit Sc to be stored to the pattern history table 25 in response to a real conditional branch Rc is coupled to the pattern history table 25. In addition, a second state transition logic circuit 50 generating an accuracy history bit Ac to be stored to the accuracy history table 60 is coupled to the accuracy history table 60.

Further, the branch predictor according to the present invention comprises a comparator 40 generating a comparison signal by comparing the predicted conditional branch I(Sc) generated by the pattern history bit Sc with the real conditional branch Rc of the branch instruction. The comparison signal is inputted to the second state transition logic circuit 50 to generate the accuracy history bit Ac. In addition, the branch predictor comprises a multiplexer 70 selecting either a predicted conditional branch I(Sc) or an inverted predicted conditional branch as a final branch prediction outcome or result. A predicted accuracy history signal I(Ac) based on the accuracy history bit Ac is used as a selection signal for the multiplexer 70. Operation of the branch predictor is described as follows.

A predicted conditional branch **I(Sc)** is generated in response to a pattern history bit **Sc** corresponding to a pattern stored in the branch history register **15**. The predicted conditional branch **I(Sc)** is inputted to the comparator **40** to be compared with a real conditional branch **Rc**.

The real conditional branch \mathbf{Rc} has a 1 or 0 value according to "predict taken" or "predict not taken," respectively, and the value stored in the branch history register 15 is updated in response to the value of the real conditional branch \mathbf{Rc} . According to the updated value of the branch history register 15, the pattern history bit \mathbf{Sc} is updated. The first state transition logic circuit 30 updates the pattern history bit \mathbf{Sc} . The first state transition logic circuit 30 is composed of an up/down saturating counter. In the first state transition logic circuit 30, the value of the pattern history bit \mathbf{Sc} is increased by 1 when the real conditional branch \mathbf{Rc} is 1 (i.e., taken), and the value of the pattern history bit \mathbf{Sc} is decreased by 1 when the real conditional branch \mathbf{Rc} is 0

25

10

(i.e., not taken).

The predicted conditional branch I(Sc) has a value of 1 or 0 in response to a most significant bit (MSB) of the pattern history bit Sc. The comparator 40 outputs 1 or 0 as a comparison signal to the second state transition logic circuit 50 by comparing the real conditional branch Rc and the predicted conditional branch I(Sc). For example, if the predicted conditional branch I(Sc) is the same as the real conditional branch Rc, the comparator 40 outputs 1, and if the predicted conditional branch I(Sc) is different from the real conditional branch Rc, the comparator 40 outputs 0.

The second state transition logic circuit **50** receiving the comparison signal determines an accuracy history bit **Ac** to be stored to the accuracy history table **60** in response to the comparison signal. The second state transition logic circuit **50** is composed of an up/down saturating counter increasing the value of the accuracy history bit **Ac** by 1 when the predicted conditional branch **I(Sc)** is the same as the real conditional branch **Rc**, and decreasing the value of the accuracy history bit **Ac** by 1 when the predicted conditional branch **I(Sc)** is different from the real conditional branch **Rc**. The accuracy history bit **Ac** can be used after learning a branch accuracy of the corresponding pattern by monitoring the pattern.

According to the above described method, the accuracy history bit **Ac** is determined and stored to the accuracy history table **60**. According to the accuracy history bit **Ac**, it can be determined whether a prediction result of the branch predictor is correct. For example, if a pattern history bit **Sc** is 011 corresponding to a pattern 11 10 stored in the branch history register **15**, a predicted accuracy history signal **I(Ac)** is generated by an MSB of the accuracy history bit **Ac**. The predicted accuracy history signal **I(Ac)** is used for determining whether the predicted conditional branch **I(Sc)** is correct. For example, if it is considered as the predicted conditional branch **I(Sc)** is correct, the predicted accuracy history signal **I(Ac)** having a value of 1 is outputted to the multiplexer **70**. Thus, the predicted conditional branch **I(Sc)** is outputted from the multiplexer **70** as a final prediction result. In addition, if it is considered as the predicted conditional branch **I(Sc)** is not correct, the predicted accuracy history signal **I(Ac)** having a value of 0 is outputted to the multiplexer **70**. Thus, the inverted predicted conditional branch is outputted from the multiplexer **70** as a final prediction result. As described above, the predicted

10

accuracy history signal **I**(**Ac**) is used as a selection signal of the multiplexer **70** selecting either the predicted conditional branch **I**(**Sc**) or an inverted predicted conditional branch as a final prediction outcome of the branch predictor.

As described above, the branch predictor according to the present invention outputs either a predicted conditional branch or an inverted predicted conditional branch as a final branch prediction outcome, in response to a predicted accuracy history signal based on an accuracy history bit, so that the two-level branch predictor can reduce the misprediction and a microprocessor can process branch instructions more efficiently. In this case, the branch prediction according to the present invention merely appends the accuracy history table **60** and multiplexer **70** to the conventional branch predictor. Thus, the branch prediction according to the present invention can reduce the misprediction with relatively simple circuitry and low hardware cost.

While this invention has been particularly shown and described with references to preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention as defined by the following claims.

What is claimed is:

CLAIMS

		4.	
1.	A branch	predictor	comprising:
1.	A Dianen	predictor	comprising:

branch prediction means for predicting a conditional branch of a branch instruction; a comparator for generating a comparison signal by comparing the predicted conditional branch from the branch prediction means with a real conditional branch of the branch instruction; an accuracy history table for storing an accuracy history of the predicted conditional branch;

a first state transition logic circuit for generating an accuracy history bit to be stored to the accuracy history table in response to the comparison signal; and

a multiplexer for outputting an alternative one of the conditional branch and an inverted conditional branch as a final branch prediction outcome, in response to a predicted accuracy history signal based on the accuracy history bit.

The branch predictor according to claim 1, wherein the branch prediction means 2. comprises:

a branch history register for storing conditional branches of previous branch instructions;

a pattern history table for storing pattern history bits used for generating the predicted conditional branch corresponding to the conditional branches of the previous branch instructions stored in the branch history register; and

a second state transition logic circuit for generating the pattern history bits in response to the real conditional branch of the branch instruction.

- The branch predictor according to claim 2, wherein the second state transition 3. logic circuit includes an up/down saturating counter.
- The branch predictor according to claim 1, wherein the accuracy history table 4. includes a memory array.

J Hand Hand Hand all and the 15 William William We carlly have the stands have

20

25

5

10

- 5. The branch predictor according to claim 1, wherein the comparator generates the comparison signal having a first logic value when the predicted conditional branch is the same as the real conditional branch, and generates the comparison signal having a second logic value when the predicted conditional branch is different from the real conditional branch.
- 6. The branch predictor according to claim 1, wherein the first state transition logic circuit includes an up/down saturating counter.
- 7. The branch predictor according to claim 6, wherein the first state transition logic circuit is used after learning the predicted branch accuracy of patterns of previous branch instructions.
 - 8. The branch predictor according to claim 1, wherein the predicted accuracy signal is determined by a most significant bit of the accuracy history bit.

10

15

BRANCH PREDICTOR USING BRANCH PREDICTION ACCURACY HISTORY

Abstract of the Disclosure

A branch predictor outputs either a predicted conditional branch or an inverted predicted conditional branch as a final branch prediction outcome, in response to a predicted accuracy history signal based on an accuracy history bit. According to the accuracy history bit, it is determined whether the branch prediction outcome of the branch predictor is correct. If the predicted conditional branch is correct, the branch predictor outputs the predicted conditional branch, and if the predicted conditional branch is not correct, the branch predictor outputs the inverted predicted conditional branch, in response to the predicted accuracy history signal. For performing this process, the branch prediction appends an accuracy history table and a multiplexer to a conventional branch predictor, so that the branch prediction according to the present invention can reduce the misprediction with relatively simple circuitry and low hardware cost.


11


K:\Samsung\162\162patapp2.wpd

SAM-162

Fig. 1

(Prior Art)





South the trees and the trees the tr

Hart Sant Hart Sant Hart

99-001 (8 14:25 FPOM:HANA PAT SEDUL 34537635 OCT-17-2000 TUE 05:34 PM SAMUELS GAUTHIER STEVENS FAX NO. 8174282276

TO: 031 209 6054

PAGE: 002 P. 18/32

DECLARAT		TITION AND POWER OF ATENT APPLICATION		Alloney Docket No: SAM-162
		ALLEVI THE MOST PARTY.		
As a be		invertor, I hereby declare that:		
My residen	ce, post off	ice midros and citizembip are s	as stated below next to my nex	ne,
l believe i : inventor (ii on the inve	District in the Control of the Contr	hal, first and sole inventor (if or sea are listed below) of the subjection	nly one name is listed below) or matter which is elsimed an	or an original, first and Joint d fire which a patent is sought
		Brunch Predictor Uning Bra	uch Prediction Accuracy III	story
the specific	eation of wi	hich (c heck only one);		
<u> </u>	is attachéd	hereto.		į
	was filed s	is United States Patent Applicati	joz:	
	Sertal No.			
	on	to a control of the part of th		
	end was a	ponted		
	441			
	614.4	(if uppli	cable)	
	•	at PCT Pastnt Application		
		grended under PCT Arricle 19	· · · · · · · · · · · · · · · · · · ·	
			•	
	on	(if appl	icotto)	
I hareby amendod	state that I t by any am	have reviewed and understand to ordine at referred to havein.	he contents of the specification	n, tricipating the claims as
E selphov accordan	riedge the d ica with Thi	ury in disclose information whi le 37, Code of Federal Regulation	ch is muterial to the examinations, § 1.56.	on of this application in
potent or the Limit	investor ⁱ t (certificate or of any PCT Internat A outsice listed below and base	tinesi sppljeston(s) designed : sim kientified belwe ety for	of any fivelen application(s) for og at least one country other than mign application(s) for patent of
nventor o saletii	a carlificate	e or any PCT international application of the property of the same subject	entionnet destatistisse en seust C	ne country other than the United fore that of the application(s) of
-4171	**************************************	vn:(application(b) an	D ANY PRIDRITY CLAIM	18 UNDER 35 U.S.C. 2 117)
COUNT	RY	APPLICATION NUMBER	DATE OF FILING	PRIORITY CLAIMED UNDER 35 U.S.C. § 119 (YES/NO)
(If PCT indica	M PCI)	nn essès	(dev. month, year)	YRS

Attenney Docket No:

BAM-162

STATUS: (PATENTED, PENDING

Reg. No. 35,305

Reg. No. 35,985

Pog. No. 36,610

Res. No. 38,572

OR ABANDONED)

PILING DATE

M-OCT-19 14:25 FROM: HAND PAT SECUL OCT-17-2000 TUE 05:34 PN SAMUELS CAUTHIER STEVENS

ū

Ū

u

i in suche

4-4

#

ļ.,

Ö

34537635

DECLARATION, PATTION AND FOWER OF ATTORNEY FOR PATENT

APPLICATION

TO: 031 209 6054 FAX NO. 8174282275

PAGE: 983 P. 17/32

I hereby claim the benefit under Title 35, United States Code, § 1 19(e) of any United States provisional application(a) listed below. PRIOR U.S. APPLICATIONS FOR SENERT UNDER 35 U.S.C. \$ 119(6): APPLICATION NUMBER I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) or PCF international application(s) designating the United States of America that is/are listed below and, inactiv at the aubject matter of each of the claims of this application is not disclosed in that/those prior application(s) in the nearest provided by the first paragraph of Tide 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Poderal Regulations, § 1.56 which occurred between the riting date of the print applications mut the astional or PCT international filing date of this application: PRIOR U.S. APPLICATIONS OR PCT INTERNATIONAL APPLICATION(S) DESIGNATING THE U.S. FOR BENEFIT UNDER 35 U.S.C. \$ 120. DATE OF FILING APPLICATION NUMBER (af PCT Indicate PCT) (clay, mornily, your) POWER OF ATTORNEY: As a named inventor, I handly appoint the following attorneys and/or agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. Rog. No. 20,798 Patrick J. Q'Shea Maurice E. Gesthler Rog. No. 24,445 Reg. No. 33,298 Ariette J. Powers Richard L. Stevens Spream M. Mills Matthew E. Connort Anthony P. Omillo, Jr. William B. Hillion Reg. No. 35,192 Direct Telephone Calls to: Soud Correspondence to: Steven M. Mills, Esq. Sirven M. Mills. Bag. (617) 420-9180 hxt. 149 Samuois, Gauthier & Stevens LLF (617) 426-2275 (facelmile) 225 Franklin Street Boston, Massachusetts (12) 10

Wherefore I petition that letters potent be granted to one the investion or discovery described and claimed in the attached specification and claims, and hereby subscribe my name to said specification and claims and to the forestoing declaration, power of ettorney, and this pullsion.

I hereby designs that all eleterates useds berein of my own knowledge are tree and that all eleterates made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the tite so made are punishable by fine or imprisonment, or both, under Scotion 1001 of Title 18 of the Uound States Code and that such willful false statements may joupardize the validity of the application or any patent issued thereon.

Signature	Jang-Ho Cho	DAME O	ct. 20, 2000
Full Nume of Jut Inventor	7mily Name Cho	resident News Jamp-file	SECOND Liver Music
Aceldonoe & Citizenship	cu, Suwan, Kyunggi-da	Ton-order County Republic of Karen	Republic of Korea
Fost Office Address	ros with ration. 3-111, Hamberon Apt., 462, Reserve shoot, Kwamma-tes	Surrem, Kyunggi-do	Republic of Korea